Application/Control No. Applicant(s)/Patent Under Reexamination 09/648,540 SCHAPIRA ET AL. Notice of References Cited Art Unit Examiner Page 1 of 2 2125 Carlos Ortiz-Rodriguez **U.S. PATENT DOCUMENTS** Date **Document Number** Classification Name **Country Code-Number-Kind Code** MM-YYYY 703/14 07-2000 Nair et al. US-6,090,149 Α Dedic, Ian Juso 341/136 08-2000 US-6,100,830 В US-C US-D US-Ε US-F US-G US-Н US-US-J US-Κ US-L US-М FOREIGN PATENT DOCUMENTS **Document Number** Date Classification Name Country MM-YYYY Country Code-Number-Kind Code Ν 0 Р Q R S Т **NON-PATENT DOCUMENTS** Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) Thelen et al., "Simulating Mixed Analog-Digital Circuits on a Digital Simulator", IEEE, 1988. U IEE Proceedings, Vol. 136, PT. G, No. 3, June 1989 Shi et al., "Use of VHDL to Model and Simulate Analog-Digital IC's", IEEE, 1992. W

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Minoura et al., "Structural Active Object Systems for Simulation", ACM, 1993.

Notice of References Cited				Application/C 09/648,540	09/648,540 Reexamin SCHAPIR		
				Examiner			
				Carlos Ortiz-	Rodriguez	2125	Page 2 of 2
				U.S. PATENT DOCUM	ENTS	······································	
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		Classification
	Α	US-			<u>-</u>		
	В	US-			-		
	С	US-			,		
	۵	US-					
	E	US-					
	F	US-					
	G	US-					
	Н	US-					
	1	US-			ſ		
	J	US-					
	K	US-					
	L	US-					
	М	US-					
				REIGN PATENT DOC	UMENTS		
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Na	ame	Classification
· · · · · ·	N				· · · · · · · · · · · · · · · · · · ·		
	0				<u>.</u>		
	Р				<u>-</u>		
	Q						·
	R						
	S						
	Т			NON BATENT BOOKING	ENTO		
*	:	NON-PATENT DOCUMENTS Include as applicable: Author Title Date Publisher Edition or Volume Partinent Pages)					
		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) Chamberlain, "Parallel Logic Simulation of VLSI Systems", ACM, 1995.					
	U						
	٧	Low et al., "Cadence-based simulation of floating-gate circuits using the EKV model", IEEE, 1999.					
	w	Yuan et al., "Floating-point analog-to-digital converter", IEEE, 1999.					
			·	<u> </u>			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.